This blog's about HLS(High Level Synthesis) including SystemC and HDLs(VHDL, Verilog and SystemVerilog)
HLS/SystemC Project: Canny edge detector (Xilinx HLS)
Download source[link]
댓글 없음:
댓글 쓰기